University of Vermont
Test Engineer
Edtech.com's Summary
- Manage and operate the Test and Characterization Laboratory at the V-GaN Tech Hub.
- Develop and implement testing strategies for wide-bandgap power electronics products.
- Collaborate with Tech Hub members on high-power and RF microelectronic applications.
- Automate testing functions using scripting languages such as Python, C#, or C++.
- Experience with semiautomatic wafer probing stations and high voltage/current testing preferred.
- Required qualifications include a BS in Electrical Engineering, 5 years of microelectronics test experience, and scripting skills.
- Desirable skills include SCPI commands, GPIB interface, wafer-level test automation, device power measurements, and RF frequency measurements.
- Compensation range: $95,000 - $115,000, sponsored by grants with a minimum 2-year employment expectation.
- Position is exempt, includes probationary period, contingent on funding, requires travel and background checks.
- Union position under UVMSU, 1.0 FTE, 37.5 hours per week, 12-month term in the VP Research Admin Office.
Test Engineer Full Description
Please carefully review the details of this position below. To apply for the position, please click the Apply for this Job button (or see the Special Instructions below if no button appears).
If you would like to bookmark this position for later review, click on the Bookmark button.
The University of Vermont is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, protected veteran status, or any other category legally protected by federal or state law.
For information on safety and security at the University of Vermont, see the annual security report by clicking on the Clery Act button in the sidebar menu.
Finalists for positions at UVM may be subject to a criminal background check.
For classified staff positions, actual hiring pay dependent on current competitor market conditions, comparable campus peer(s) at time of hire, and candidate’s experience level and length.
Be sure to carefully review and update your application information before submitting an application!
Bookmark this Posting Print Preview | Apply for this Job
| Advertising/Posting Title | Test Engineer |
|---|---|
| Posting Summary | The Test Engineer will operate the V-GaN Tech Hub’s Test and Characterization Laboratory, located in Technology Park in South Burlington. This Lab is a cornerstone of the Vermont Galllium Nitride (V-GaN) Tech Hub, a federally designated national Tech Hub. The mission of the hub is to reduce the barriers innovators face in bringing new wide-bandgap power electronics to market. Applications for these products include battery chargers, solar inverters, RF communication systems, and DC/DC converters. The Characterization Lab is one of three core elements designed to accelerate the product innovation cycle. The Test Engineer will work with Tech Hub members developing cutting edge high-power and RF microelectronic applications to develop testing strategies, implement the tests, and interpret the results. This is a highly technical role with significant customer interaction, both digital and in person. |
| Minimum Qualifications (or equivalent combination of education and experience) | BS in Electrical Engineering or Equivalent 5 years of experience in Microelectronics test Experience writing scripts to automate testing functions Experience setting up, programming, and operating semiautomatic wafer probing stations Experience testing with high voltage (>1000VDC) and high current pulses preferred |
| Desirable Qualifications | Automation experience including the following or related to -Python/C#/C++ -SCPI commands/ GPIB interface -Worked with instrument Visas Familiarity with wafer level device test automation and wafer map coordinate systems Experience with device level Power measurements on wafer and in package -Transient DC analysis -High Voltage DC characterization and stress Experience with RF frequency measurements including -S-parameters/Noise Parameters/IMD
|
| Anticipated Pay Range | $95,000 - $115,000 |
| Other Information | Sponsored in full by sponsored grants, minimum 2 years employment. |
| Special Conditions | A probationary period may be required, Contingent on continued funding, Travel to and from worksites required, Background Check required for this position |
| FLSA | Exempt |
| Union Position | Yes, UVMSU |
Position will be posted for a minimum of one week, after which it is subject to removal without notice.
| Job Location | South Burlington, Vermont, United States |
|---|---|
| Job Open Date | 06/08/2026 |
| Job Close Date (Jobs close at 11:59 PM EST.) | |
| Open Until Filled | No |
The University of Vermont is a welcoming, educationally purposeful community committed to creating an inclusive environment that embraces intellectual diversity and global perspectives. We seek to prepare students to be accountable leaders who will bring to their work a grasp of complexity, effective problem-solving and communication skills, and an enduring commitment to learning and ethical conduct. Members of the University of Vermont community embrace and advance the values of Our Common Ground: Respect, Integrity, Innovation, Openness, Justice, and Responsibility. Staff play a critical role in this effort and the successful candidate will demonstrate a strong commitment to UVM’s mission and advancing Our Common Ground values through the execution of their job duties.
| Position Title | Research Engineering PC4 X |
|---|---|
| Posting Number | S6139PO |
| Department | VP Research Admin Office/30600 |
| Position Number | 00027672 |
| Percent of Full-Time | 1.0 |
| Standard Hours at 1.0 FTE | 37.5 |
| Term (months per year) | 12 |
Required fields are indicated with an asterisk (*).
- Resume
- Cover Letter/Letter of Application
Optional Documents
.
Any data not saved will be lost.
Click 'OK' to keep your session active.
Similar Jobs
Senior Software Engineer (AI-First, Full-Stack, AWS, Kubernetes)
Western Governors University
🇺🇸 Salt Lake City, UT
SOFTWARE ENGINEER II
The University of Texas Rio Grande Valley
🇺🇸 Edinburg, TX
Web Developers (Full Stack)
University of Utah
🇺🇸 Salt Lake City, UT
Lead Software Developer – GPU-accelerated Free Energy Simulation and Machine Learning Methods
Rutgers University
🇺🇸 Hybrid - Piscataway, NJ
Research Specialist (Research Engineering Manager)
Rutgers University
🇺🇸 Piscataway, NJ
